NXP Semiconductors /MIMXRT1052 /IOMUXC /SW_MUX_CTL_PAD_GPIO_EMC_12

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SW_MUX_CTL_PAD_GPIO_EMC_12

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (ALT0)MUX_MODE 0 (DISABLED)SION

SION=DISABLED, MUX_MODE=ALT0

Description

SW_MUX_CTL_PAD_GPIO_EMC_12 SW MUX Control Register

Fields

MUX_MODE

MUX Mode Select Field.

0 (ALT0): Select mux mode: ALT0 mux port: SEMC_ADDR03 of instance: semc

1 (ALT1): Select mux mode: ALT1 mux port: XBAR1_IN24 of instance: xbar1

2 (ALT2): Select mux mode: ALT2 mux port: LPI2C4_SCL of instance: lpi2c4

3 (ALT3): Select mux mode: ALT3 mux port: USDHC1_WP of instance: usdhc1

4 (ALT4): Select mux mode: ALT4 mux port: FLEXPWM1_PWMA03 of instance: flexpwm1

5 (ALT5): Select mux mode: ALT5 mux port: GPIO4_IO12 of instance: gpio4

SION

Software Input On Field.

0 (DISABLED): Input Path is determined by functionality

1 (ENABLED): Force input path of pad GPIO_EMC_12

Links

() ()